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The last decade has seen a dramatic increase in use of and dependence on space-
based technology. The Department of Defense has placed an ever increasing demand on
rapid information exchange systems for command, control, and communications, as well
as overhead collection. Integrated circuits (ICs) are the critical components in these
systems. The radiation environment in which these systems operate is responsible for over
4500 malfunctions in the last twenty five years [Ref. 1 ]. As ICs are made smaller and
with higher performance capabilities, their susceptibility to certain radiation effects
increases. Current efforts to improve the radiation tolerance of these devices are not
keeping pace with other advances in microelectronics. Furthermore, current radiation-
hardened ICs are often obsolete before they become available because of the time required
to harden a commercial IC design. [Ref. 1-3]
While the United States has dominated the recent world market for radiation-
hardened ICs by controlling approximately 60% of the market share, the end of the Cold
War has signaled a drastic decline in Department of Defense demands. In an effort to
decreased spending, the DoD is pushing for the use of Commercial-Off-the-Shelf (COTS)
components. [Ref. 4-6] Correspondingly, DoD investment in radiation-tolerant
microelectronics technology has dropped from $50 million to less than $20 million
between 1989 and 1995. As a result, the number of available U.S. vendors for radiation
hardened devices has dropped from twenty in 1990 to four in 1995. [Ref. 1]
In danger of losing its technical advantage and becoming dependent on foreign
suppliers, the United States must find methods to maintain its production capability. In
order to avoid the high cost of maintaining a radiation-hardened IC fabrication line,
research is under way to fabricate radiation-tolerant ICs using a standard bulk CMOS
process. If successful, the necessary devices could be produced using cheaper bulk
CMOS processes and companies not in the rad-hard business could rapidly enter
production should the need arise. The purpose of this thesis is to test some new
experimental IC designs and evaluate their effectiveness at compensating for the change in
threshold voltage and end-around gate leakage that usually occurs in field effect
transistors at high total doses.
Chapter II of this thesis reviews the effects of radiation on ICs. Chapter EQ details
the devices which were tested and the tests which were conducted. Two chips with three
structures each were designed and fabricated. Each structure has three nMOS and three
pMOS transistors. Chapter IV describes the testing that was performed and Chapter V
presents the results. The final chapter draws conclusions as well as provide
recommendations for further study.
H. RADIATION EFFECTS
The effects of radiation on integrated circuits are typically due to Total Dose
Effects, Dose Rate Effects, and Single Event Effects (SEEs). These could result in the
system providing false information or being rendered useless. Total dose effects are
caused by long-term exposure to a radiation environment resulting in system degradation
or complete failure. Dose rate and single event effects are similar. However, dose rate
effects are caused by a large amount of radiation over a short time period and SEEs are
caused by a single high-energy particle. Both can be categorized as either upsets or latch-
up. An upset is a loss of data (a 1 changing to a or a to a 1). Latch-up refers to the
turning on of parasitic circuits in CMOS devices. Once turned on, these parasitic circuits
can quickly and permanently damage the device. Turning them off requires powering
down the device.
A. IONIZING RADIATION
Ionizing radiation is composed of atomic particles. When these particles come in
contact with a semiconductor device, a transfer of energy occurs. This energy causes the
production of electron-hole pairs along the path of the ionizing particle. Some of these
electron-hole pairs immediately recombine. Others migrate throughout the material
leaving ionized atoms behind. This ionization can affect changes in the electrical
characteristics of the device. [Ref. 7]
The effect on the device is both a function of dose and of dose rate. Ionizing dose
is measured in radiation absorbed dose (rads). One rad is the dose depositing 100 ergs of
energy per gram of material. Therefore it is necessary to specify the material. For
integrated circuits, it is usually specified in rad (Si), rad (Si02) or rad (GaAs).[Ref. 7]
1. Ionization Particles
Space contains many high-energy atomic particles such as photons, protons,
neutrons and electrons which can cause ionizing radiation damage. Celestial bodies like
the sun and stars give off protons, electrons and heavy ions. These particles can also be
produced by a nuclear detonation [Ref. 4, 8]. The South Atlantic Anomaly is an area of
particularly high atomic particle density. It results from the fact that the earth's magnetic
field is not centered on the earth's center and is not aligned with the equator [Ref. 2].
Two of the main ionization-causing particles are gamma and x-rays. Gamma rays
and x-rays are high energy photons. They are waves of electromagnetic energy. As these
particles penetrate a device, they give up their energy to the device material via the
photoelectric effect, the Compton effect, or pair production, depending on the amount of
energy the incident particle has. Ionization can also be caused by the collision of neutrons
with the lattice atoms of the semiconductor. These atoms or molecules become displaced,
resulting in a distortion of the device lattice structure. This is called displacement damage
and it can degrade the conducting properties of the semiconductor material. Some of
these displaced atoms will take the places vacated by others. Some will combine with
doping or impurity atoms to form stable defects. Mobile vacancies, however, can combine
with these atoms and form recombination or trapping centers which will trap minority
carriers and alter the characteristics of the device by reducing minority carrier lifetime and
increasing conductivity. [Ref. 71
2. Charge Trapping
Charge trapping is a major mechanism of change in MOS device characteristics.
As the incident photons penetrate the SiC>2 insulator and electron-hole pairs are created, an
electric field is generated. As previously stated, some of the electron-hole pairs
immediately recombine. Those that do not are swept away by the electric field. The
electrons, having a higher mobility than holes (>2.5 times), are swept out of the insulator
while holes remain trapped because there are energy levels existing in the insulator to
capture holes. For an nMOS device, these holes are normally repelled towards the
channel, due to positive gate bias, and accumulate along the Si-SiC>2 interface. This can be
seen in Figure 2.1. This accumulation of charge is greatly affected by the gate bias during
irradiation. Recent studies by Fleetwood et al. show that these charges will anneal out in
time [Ref. 5,9- 14 ]. However, if the device is not removed from the radiation
environment, as would be the case for space applications, the devices will not have time to
anneal. In high quality insulators, the recombination process could last for days. This
could lead to permanent device degradation. 3.6 eV is the average energy to ionize an
electron-hole pair in silicon and that the number of electron-hole pairs created per incident









Figure 2 . 1 Hole charge-trapping
in gate insulators in enhancement
mode MOS transistors after Ref.
[7].
Post-irradiation characteristics are greatly affected by biasing voltages. A positive
gate voltage with respect to the substrate will increase the charge separation within the
oxide and push the holes closer to the Si-Si02 interface where they will have a greater
effect on the charge carriers in the Silicon substrate [Ref. 4].
3. Total Dose Effects
In the radiation environment of space, the total ionizing dose is built up slowly
over time with typical irradiation rates of 1 mrad (Si)/sec or less [Ref. 4]. Ionizing
radiation can cause voltage threshold shifts and increased leakage currents in CMOS
devices [Ref. 2, 4, 7]. More information on this topic is located in references 5, and 9
through 22.
a. Threshold Voltage
The most significant effect of total dose ionization is a change in the
threshold voltage of a device as a result of charge trapping. For an n-type device, the
insulator already has a positive charge near the channel due to the trapped holes. The
result is that less charge is required to turn the transistor on. Eventually, the device will be
on permanently as the radiation drives the device toward depletion operation. In the
pMOS transistor, the holes in the insulator migrate toward the gate electrode (negative
bias) with the same result, a decrease in threshold voltage. This transistor then cannot be
turned on as it is driven further into the enhancement region of operation. Figure 2.2
shows the effects of this phenomenon on the device I-V characteristics.
The threshold voltage shift is very dependent on the gate oxide thickness.
The thinner the oxide, the shorter the distance holes must travel to exit the insulator and
the fewer holes get trapped within the material [Ref. 8]. The large volume of a gate oxide
increases the number of possible hole traps. Figure 2.3 shows the various threshold shifts
for different oxide thicknesses. Current processes try to minimize the gate oxide thickness



























Figure 2.2. I-V Characteristics for a conventional nFET















Figure 2.3. Threshold voltage shifts vs. radiation for
varying gate oxide thicknesses from Ref. [7],
b. Leakage Current
Increase in leakage current is another effect of charge trapping and ionizing
radiation. Typical leakage currents for commercial devices are on the order of 10 pA/cm2
per rad (Si)/sec. The field oxide can be sensitive to ionizing radiation, which can cause an
increase in leakage currents. This is a common cause of failure in MOS devices. Typical
devices have been known to fail at doses of less that 10 krad (Si). [Ref. 7]
Just as holes are trapped at the Si-oxide interface, so are they trapped
along the field oxide-silicon substrate boundary, as shown in Figure 2.4 [Ref. 4]. This
area is called the "Bird's beak" region because of the way the field oxide narrows as it gets
closer to the gate oxide. Trapped positive charge in this region attracts electrons and
creates an end-around leakage current regardless of gate voltage. A parasitic transistor is
created, passing current around the edge of the intrinsic device regardless of what state the
transistor gate is in. This does not usually come into play for commercial applications and
so is not monitored by most fabricators. [Ref. 4]
4. Dose Rate Effects
Just as the accumulation of charge over time causes extraneous currents to flow in
a device, so can large transient bursts of ionizing radiation. With large enough transients,
these currents can be comparable to and even greater than the currents caused by the











Figure 2.4. Cross sectional view of the bird's
beak region of a MOS transistor after Ref . [4]
.
a. Upset
Transient currents, if present in the right areas and at the right magnitudes,
could result in a change of state of a digital circuit. This is known as an upset. As long as
the device does not burn out due to excessive current, the device can be returned to
proper operation. The upset threshold is the lowest radiation dose rate that causes an
upset, for dose-rate induced upsets. For single event upsets, the upset threshold is the
lowest energy density per unit length due to an ionization track that can cause an upset
b. Latch-up
As with total dose ionization, a device could receive enough of a transient
burst of radiation from a non-ionized dose or an individual particle, to put it in a state
where the parasitic circuits are turned on. This is called latch-up and will be explained
further in the section on single event effects. In some devices, latch-up is known to exist
over a limited set of dose rate levels called latch-up windows. A succession of these
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windows is known to occur for lower dose rates of around 10 rads (Si)/sec. Upsets are
generally thought of as pertaining to flip flop and memory circuits whereas latch-up
normally refers to a particular device within a circuit. [Ref. 7]
c. Rail Span Collapse
The predominant dose rate effect is rail span collapse [Ref. 23]. Rail span
collapse is the temporary reduction in Vdd and increase in VK due to the rise in photo-
current caused by the incident radiation pulse. This current flows from the device into the
Vdd and Vss metallization runs. Because of the finite resistance offered by the
metallization, neighboring devices see the Vdd and V-b changes and their function becomes
impaired. [Ref. 7] If the radiation-induced transient current is great enough, it can cause
electromigration of the power and ground rails [Ref. 24].
B. SINGLE EVENT EFFECTS (SEEs)
Single event effects are similar to those previously described but they are caused
by the passage of a single energetic particle through a critical area of the device, which is
referred to as the sensitive cross section. As the single particle penetrates the device, it
deposits energy along its path either directly or through nuclear reactions with the device
material. This can change the state of a flip flop or a logic gate, which can change the
information stored in the system, cause erroneous commands to be issued, undefined
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states to be attained, etc. Also, single events can cause latch-up with the possibility of
device burnout or destruction of the gate. [Ref. 2]
1. Single Event Upset
Single event upset is the changing of information due to a single particle strike.
Information is represented in a CMOS circuit or storage device by voltage levels. Usually,
logic = OV and logic 1 = +5V or +3.3V for low-voltage CMOS. For example, in a
DRAM circuit, information is stored on capacitors. A certain amount of charge must be
present on the capacitor to cause a certain voltage to appear across the capacitor and
represent the correct logic value. If an incident particle is energetic enough, the charge
produced could either charge or discharge the storage capacitor, thereby changing the
stored information. This is termed a soft error. Provided the induced current is not large
enough to cause device burnout, the device can still function properly although the data
will need to be corrected. Usually, data encoding and other circuit design features are
used to correct for such errors and prevent the upset of one device from affecting the
operation of the entire system.
2. Single Event Latch-up
SEL is a more serious problem because it can result in destruction of the device.
Latch-up is associated with the parasitic p-n-p-n semiconductor structures that are an
inherent part of the CMOS fabrication process [Ref. 4]. Figure 2.5 shows these parasitic
elements. The BIT inside the n-well is called the vertical transistor because it is formed by
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the vertical p-n-p of the doped region, n-well and p-substrate. The other transistor in the
figure is called the lateral BJT for similar reasons. Once these parasitic devices are
triggered, a self sustaining avalanche effect takes over, producing very high currents [Ref.
8]. Removing and resetting power will remove this condition, again, assuming burnout
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Figure 2.5. Parasitic BJT elements for a standard CMOS
device after Ref. [8]
.
In SEL, these elements are turned on by the transient currents and voltages
produced by the ion strike. Latch-up can also occur as a result of improper substrate or
well biases or due to elevated temperatures. The increased temperature acts to reduce Vbe
of the parasitic BJTs making them easier to turn on. Once on, the positive feedback of the
parasitic circuit leads to latch-up. [Ref. 8] This is a common mode of failure for
commercial microcircuits in radiation environments [Ref. 4].
13
The I-V characteristics for the parasitic circuit are shown in Figure 2.6. There are











Figure 2.6. I-V characteristics for a latch-up vulnerable p-
n-p-n structure after Ref . [8] .
Catastrophic failure can occur without exceeding the breakover voltage. Any event
placing the device into the on region can trigger latch-up. If the vertical BJT turns on
first, it is referred to as anode triggering. This is the more common event. Cathode
triggering is when the lateral transistor turns on first As long as the holding voltage, Vh,
is not exceeded, the device cannot enter the on region. The holding voltage is the lowest
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voltage necessary for the device to be in the on region. Designing the circuit so that Vh is
greater than the supply voltage is the normal method used to try to prevent SEL.
All of these effects must be taken into account for any system which will be used in
a space environment. The next chapter presents the test designs which were fabricated to




The two chips that were tested for this research were specifically designed for
radiation effects research at the Navy Postgraduate School. Both chips were
manufactured by Orbit Semiconductor through the MOSIS Service of the Information
Sciences Institute at the University of Southern California in Marina del Rey. The MOSIS
lot average parametric test results are presented in Appendix A.
The purpose of these chips is to evaluate a new experimental method for
compensating for the threshold voltage shift and reducing or eliminating gate end-around
leakage. Each chip contains three different designs called structures. For each structure
there are six different transistors, three pFETs and three nFETs. Each of the three pairs is
a different size. Diagrams of these devices are presented in Appendix B. A description of
these transistors follows.
A. CHIP ONE PART#N69PAP
1. Structured
This structure uses traditional transistor designs with an added feature. A second
polysilicon gate or bias control gate is provided over the bird's beak region. This bias gate
is the same length as the control gate. All transistors on both chips have guard rings
around them to provide isolation from adjacent devices. NFET #1 and pFET #1 are the
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same size, as are the #2 nFET/pFET pair and the #3 nFET/pFET pair. This is true of all
structures on both chips. Transistor one has a channel that is two microns long by eight
microns wide. Transistor two has a channel that is two microns long by twenty four
microns wide. Transistor three has a channel that is two long and forty four microns
wide.
2. Structure #2
The second structure on chip one has a bias gate that extends across the entire
channel. It is the same length as the polysilicon control gate and is directly over it,
assuming no misalignment in fabrication. These three sets of transistors are sized 2x4,
2x20 and 2x40 (length x width) for set one, two and three respectively.
3. Structure #3
Structure three is used as the control group. There is no bias gate for these
devices. Their sizes are the same as for structure two: 2x4, 2x20, and 2x40.
B. CHIP TWO PART#N69PBP
1. Structure #1
Structure one contains a bias gate region over the bird's beak region only. The
difference from chip one is that this bias region is four microns wider than the gate,
extending two microns on either side. Channel sizes are 2x8, 2x24, and 2x44 Oength x
width).
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In the second structure, the gate bias region extends over the entire channel and is
four microns wider that the gate. Channel sizes are 2x4, 2x20, and 2x40 (length x width).
3. Structure #3
Structure three is the control group with no additional gate bias region and channel
sizes of 2x4, 2x20, and 2x40 (length x width).
The intention for these designs is that the second bias gate over the bird's beak
region would be effective in stopping or reducing the end-around gate leakage. By
extending the gate bias region over the entire channel, it was anticipated that this would
counter the shift in threshold voltage due to radiation exposure. The tests that were





The main objective of the testing was a proof of concept. The focus was on
showing that the new designs are more radiation tolerant than the control transistors and
that the threshold voltage and/or subthreshold leakage current can be influenced by
applying a voltage to the gate two bias.
Due to laboratory facility availability constraints, only the devices from chip one
were tested. The transistors on the first chip were determined to be more promising.
Only the two larger transistors of each structure were tested in order to obtain the
maximum amount of data for each structure within timing limitations.
Throughout this work, transistors are identified by the following nomenclature:
chip number, transistor type, transistor size and structure, in that order. For example,
transistor 1N23 is an N-type transistor on chip one. It is the middle size device (one
being the smallest and three being the largest), and it is from structure three as described
in the previous chapter.
A. INITIAL TESTING
All devices were first placed on a curve tracer to ensure that they exhibited normal
CMOS I-V characteristic curves which all devices on chip one did. Structure two devices
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for chip two did not function properly. This was another factor in the decision not to test
chip two.
Each nFET was then tested using a Hewlett-Packard 4145B parameter analyzer
with a compliance of 1mA. The control gate voltage, Vg , was varied from -IV to 4V with
the gate two bias, Vg2, set to zero and Vds set at a constant 0. IV. A plot of Id vs. Vg was
taken for each device. The maximum transconductance was also recorded and plotted
along with the I-V curves and is displayed as the variable mu along the left hand axes of
the plots in Appendix C. The same was done for the pFETs with Vg varied from 1V to -
4V and VdS = -0. IV. The order of device testing was n-type first, smaller to larger,
structure one to three. This order was maintained throughout.
Also for each device, Id was measured for Vg = Vg2 = 0V and VdS = 5V to measure
the leakage current through the transistor in a state where it would be off for original
threshold voltage conditions. If the device remained unaffected by the radiation, 0V
would be less than the required threshold voltage and Vds would be a maximum.
B. RADIATION DOSES
Next, the chip was subjected to 10 krad(Si) using a Gammacell 220 Co-60 source
at Lockheed-Martin Missiles & Space in Sunnyvale, CA. The source delivered a dose
rate of 17.666 rad(Si)/sec. During irradiation, the gate two bias was shorted to all source
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and drain connections while the control gate was biased at a positive five volts. The chip
was irradiated five times and measurements taken for total doses of 10, 20, 40, 80 and
160 krad(Si).
C. DATA COLLECTED
Upon completion of irradiation, the above mentioned HP 4145B information was
again obtained. The gate two bias was then adjusted to determine if it would effect the
threshold voltage or subthreshold leakage current. For the threshold voltage
measurements, VdS was set to +/- 0. 1V (+ for n-type and - for p-type devices) and the
control gate voltage was swept from -IV to 4V and IV to -4V for n and p-type transistors
respectively. The control gate voltage was adjusted as necessary to view device
transition. The threshold voltage was chosen to be the point at which Id = l(iA, in
accordance with industry practice.
For the leakage current measurements, V<jS = +/- 5V and the control gate voltage
was swept from IV to -IV with the value at Vg = recorded.
Measurements for 80 and 160 krad were taken two weeks after the measurements
for Pre:rad, 10, 20, and 40 krad due to facility availability. Measurements were taken
prior to starting the second day of irradiations on order to detect any annealing effects in
23
the devices. The chip was kept at room temperature and all connections were short
circuited during the two week period.
24
V. RESULTS
The results of the radiation testing described in Chapter IV are tabulated and
plotted in Appendix C. These tables show the maximum transconductance observed
within the transition window plotted. Also displayed is the threshold voltage at 1 jjA and




a. Subthreshold Leakage Current
As expected, the subthreshold leakage current increased with each increase
in radiation dose, as seen in Tables C.l and C.2. The slope of the I-V curve transition
area (Figures C.21 - 27) also decreased. This is caused by the trapped positive charge in
the gate and field oxides attracting majority carrier electrons [Ref. 4 ]. From Tables C.l
and C.2, it can be seen that at lower radiation doses, the larger transistor (2x40 LxW) had
a smaller leakage current than the smaller 2x20 transistor. However, in Figure C.48, for
higher doses, the larger transistor was determined to have been on continuously with the
leakage current greater than 1 |iA at all values of control gate voltage. For both size
transistors, Id vs. radiation dose graphs exhibit the same shapes. With the exception of
Figure C.32, a decrease in the gate two bias (Vg2) voltage was able to lower the
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subthreshold leakage current as evidenced by Figures C.33 - 35 and C.53 - 56. However,
the pre-radiation current levels of Tables C.l and C.2 could not be achieved.
b. Threshold Voltage
With regard to threshold voltage and Figure C.7, the smaller of the two
transistors was more erratic, first shifting positive and then shifting more negative than
the larger transistor. Although a subthreshold leakage current greater than one microamp
would not allow a consistent threshold voltage determination in Table C.2 at 160
krad(Si), the transition midpoint of 1N31 from Figure C.48 is at approximately 0.4V, as
opposed to the negative threshold voltage of device 1N21 from Figure C.27 and Table
C.l. This would imply that the larger device experienced less threshold voltage shift than
did the smaller device.
Figures C.58 and C.59 show that adjusting the gate two bias voltage
appeared to have no effect on the threshold voltage of the larger 2x40 (LxW) device.
This device only has gate two coverage over the bird' s beak region and it would appear
that it is too far removed from the channel to shift Vt . Refering to Figures C.38 - 40,
however, it is clear that the smaller device experienced a large effect. An increase in
magnitude of Vg2 correspondingly increased the threshold voltage. Positive voltages were
not applied to the gate two bias in an attempt to shift V t more negative at the earlier
radiation doses where the threshold voltage had increased because this design was
targeted more toward adjusting the end-around gate leakage. Positive Vg2 voltages were
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applied to 1N21 at 80 kxad and were successful at lowering the threshold voltage. Pre-
radiation threshold voltage values from Tables C.l and 2 were obtained by adjusting Vg2
for all cases where attempted. For all radiation levels, a more negative Vg2 raised V t
(Figures C.37 - 40).
2. PFETs
b. Subthreshold Leakage Current
The subthreshold leakage currents for all pFETs (Tables C.l - 12) were not
significant at the radiation doses they were exposed to. Structure one devices
experienced only an 18% current increase and no p-type device had a leakage current of
more than 16 pA for all three structures. The leakage current of most devices was on the
order of tens of picoamps. Current shifts due to gate two bias voltages were insignificant
at less than 1 pA.
b. Threshold Voltage
As evidenced in Figure CIO, both the larger and smaller transistors
experienced similar threshold voltage shifts as a function of total dose received.
Similarly, both devices shifted in the negative direction. The gate two bias had no effect
on either device until the 160 krad dose was reached (Figure C.142). At this total dose
level, the larger device experienced an increase in Vt with a corresponding decrease in
Vg2 . The original pre-radiation threshold voltage from Table C.8 was again achieved.
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The smaller transistor was not operational at this radiation level. It is
believed that this was caused by ESD damage during the experiment. No ESD protection
circuitry was included on either test IC design to prevent radiation-induced changes in
ESD protection circuits from influencing the sensitive measurements of the FET
parameters. Figure C. 143 is provided as a linear assumption of Vg2 - Vt0 correlation vs.
radiation dose but data was not obtained to confirm this. The change in threshold voltage
as a function of gate two bias is seen to be linear at 160 krad (Figure C.142).
B. STRUCTURE TWO
1. NFETs
a. Subthreshold Leakage Current
As with structure one, the subthreshold leakage current for both size
transistors increased with radiation dose (see Tables C3 and 4). In this case, the smaller
device experienced greater degradation than the larger device as seen in Figure C.2.
Vg2 had no conclusive effect on the subthreshold leakage current of the
smaller device (Figures C.71 - 75). This 2x20 transistor became permanently on at 160
krad (Figure C.66)as defined by the amount of leakage current which was never below 3
uA. The 10 and 20 krad dose curves (Figures C.71, 73, 92 and 93) have the same shape
for both size devices. In Figures C.74 and 75 for 1N22 at 40 and 80 krad, a decrease in Id
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was observed but due to limited corroborating data, no consistent effect can be
determined.
b. Threshold Voltage
The smaller device showed no effects from a change in gate two bias
(Figures C.77 - 80). Voltages down to -16V were applied with less than 0.1V change in
Vt . The 2x40 (LxW) device responded well to Vg2 shifts in Figures C.95 - 98. A
decrease in Vg2 raised the threshold voltage almost linearly at all radiation levels. The
pre-radiation value from Table C.4 was easily obtained each time. Figure C.99 shows the
value of Vg2 necessary to return the device to a value of 0.7592V, the pre-radiation value.
This plot is roughly linear as well.
2. PFETs
a. Subthreshold Leakage Current
As mentioned above, there was no significant change in subthreshold
leakage current at the tested radiation levels. Tables C.9 and 10 show very similar values
for all radiation levels.
b. Threshold Voltage
As with the nFETs, the smaller device was unaffected by changes in the
gate two bias as seen in Figures C.154 - 156. This device, 1P22, also experienced a
catastrophic failure at 160 krad(Si), the same as transistor 1P21. The failure is believed
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to have been a non-radiation problem and probably caused by ESD. The larger device
was unaffected by Vg2 at doses below 40 krad (Figures C.168 - 170). Above 40 krad
(Figures C.171 and 172), Vg2 was able to restore V, to its pre-radiation value in Table
CIO. At 160 krad though, this was accompanied by a significant increase in the slope of
the transition portion of the I-V curve as seen in Figure C. 164.
30
VI. CONCLUSION AND RECOMMENDATIONS FOR FURTHER STUDY
A. DEVICE PARAMETER COMPENSATION
It is likely that some FET parameter values changed between the completion of
irradiation and the testing of the individual device. However, during post irradiation
device measurements, the same order was maintained for measuring each device.
Furthermore, rather than testing specific device parameters, more emphasis was placed on
the comparison between the test designs and the control transistors. By testing the control
devices last, they were afforded more time to rebound (anneal), making for worst case
testing. The studied designs may have been a greater improvement over the control
models than demonstrated.
1. Structure One
Structure one was conceived primarily as an attempt to decrease the end-around
gate leakage current. In this regard, the design is considered successful. Both sized nFET
devices tested were able to reduce the subthreshold leakage current by decreasing the
voltage on the second gate. Although the second gate voltage could not return the
leakage current to pre-radiation values, it was reduced by 37% or greater (with the
exception of transistor 1N21 at a dose level of 10 krad(Si) (see Figure C. 32).
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The effect seemed to reach a practical limit, however. Second poly voltages
greater in magnitude than 16V were not tried because charge tunneling through the thin
oxide between the two poly layers could initiate at voltages above 16V. The leakage
currents present in the pFETs were not large enough to glean any realistic data from. As
pFETs are inherently more radiation tolerant due to the electron-hole mobility difference
mentioned in Chapter II, it is recommended that higher radiation doses be examined. It is
apparent that these devices have not yet reached a state in which the effectiveness of the
design can be determined.
The smaller n-type device experienced less of a shift in threshold voltage than did
the larger device. It is possible that the second polysilicon material was too far away to
have any affect on the channel charge carriers. The 2x20 (LxW) p-type transistor was
destroyed before the higher dose tests but the 2x40 device was able to alter the threshold
voltage at 160 krad(Si). This implies that the second poly gate may not be having a direct
impact on the channel or the end-around leakage but may be responsible for shifting some
of the interfering accumulated charge out of the way. More study at higher total dose
levels is required to determine if this is only a temporary charge movement. This is not




The larger devices, both n-type and p-type, were successful in raising the poly-one
gate threshold voltages. Once again, the pFET only at higher radiation doses. The n
device exhibited linear behavior. However, neither of the smaller devices had any effect.
This inconsistency makes it difficult to determine if the design is successful, if the device
size is the deciding factor, or if some additional unknown effect is responsible. The
response of the larger devices would indicate that this concept may still prove fruitful.
B. RADIATION TOLERANCE
With regard to improved radiation tolerance, both designs were successful. In
nearly all cases, the devices of structures one and two retained higher threshold voltages
and lower leakage currents. In particular, three of the four V t structure comparisons
(Figures C.17, C.19, and C.20) remained fairly stable while the control devices had a
large AV t . The second poly gate was able to absorb some of the radiation, allowing the
transistor to be less effected.
The benefit of these designs is that they afford some improvement in tolerance
while still using a bulk CMOS process. These devices can be fabricated with only minor
mask changes.
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C. RECOMMENDATIONS FOR FURTHER STUDY
Due to the small radiation effects on most of the p-type devices, more study of
these designs at higher radiation doses in needed. Much of the evidence is inconclusive
for the levels studied here. The leakage currents had not yet made any appreciable change
and the gate two bias was just beginning to have an influence on a number of devices.
Post irradiation annealing should also be looked at.
It is also recommended that all HP 4145 data be recorded on disk for easier access
and recall. Some of the higher dose rates were returned to pre-radiation threshold voltage
values but with a change in I-V transition slope. The change in transconductance could
be more accurately quantified.
Further test structures should attempt to include the use of channel stops as
another means of reducing the end-around leakage current. The value of channel stops
may not be realized in a p-type device due to the low currents observed here. Additional
components should employ the devices in inverters and/or ring oscillators for power,
noise margin and timing comparisons.
It is strongly recommended that a separate pin be provided for the second gate
bias for each transistor or group of transistors within the same implementation. By
34
one Vg2 pin for the nFETs and one for the pFETs, devices not yet being looked at were
having their gate two bias voltage adjusted. It is likely that this had an effect on the state
of border and interface traps as well as trapped charge within the material.
The possibilities in this area are very exciting and this thesis shows that not only
could radiation hardened devices be fabricated from standard non-hardened processes and
therefore at cheaper prices, but the compensation from the second poly gate could allow
for a relatively simple feedback circuit to compensate the on board devices, greatly
extending the active service life of our space systems. Testing with higher radiation levels
and follow-on annealing tests should confirm the initial indications of this study of the
effectiveness of these design techniques as well as gate two bias required to compensate
for the radiation effects.
35
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Gate Oxide Thickness 396
57.0 22.2 20.9 0.05

















































Vinv 1.0 2.12 Volts
Vinv 1.5 2.32 Volts
Vol (100 HA) 2.0 0.25 Volts
Voh(lOO^A) 2.0 4.67 Volts
Vinv 2.0 2.46 Volts
Gain 2.0 -11.93
Ring Oscillator
MOSIS (3 1 -stage, 5V) 38 MHz
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N69P SPICE BSIM1 (Berkeley Level 4; HSPICE Level 13) PARAMETERS
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N69P SPICE LEVEL2 PARAMETERS
.MODEL CMOSN NMOS LEVEL=2 PHI=0.700000 TOX=3.8300E-08 XJ=0.200000U TPG=1
+ VTO=0.8040 DELTA=2. 1420+00 LD=1.9230E-07 KP=6.4230E-05
+ UO=712,4 UEXP=1.1860E-01 UCRIT=8.3460E+03 RSH=2.4420E+01
+ GAMMA=0.6223 NSUB=9.4820E+15 NFS=9.0900E+10 VMAX=5.1820E+04
+ LAMBDA=3.7350E-02 CGDO=2.6007E-10 CGSO=2.6007E-10
+ CGBO=3.4582E-10 CJ=1.18E-04 MJ=0.697 CJSW=5.54E-10
+ MJSW=0.290 PB=0.63
* Weff = Wdrawn - Delta_W
* The suggested Delta _W is 2.0000E-09
.MODEL CMOSP PMOS LEVEL=2 PHI=0.700000 TOX=3.8300E-08 XJ=0.200000U TPG=-1
+ VTO=-0.8667 DELTA=2.9480E+00 LD=1.4390E-07 KP=1.6490E-05
+ UO=182.9 UEXP=2.7910E-01 UCRIT=1.3010E+05 RSH=9.0910E-02
+ GAMMA=0.6632 NSUB=1.0770E+16 NFS=9.7480E+10 VMAX=9.9990E+05
+ LAMBDA=4.5020E-02 CGDO=1.9461E-10 CGSO=1.9461E-10
+ CGBO=4.9979E-10 CJ=3.22E-04 MJ=0.608 CJSW=3.98E-10
+ MJSW=0.223 PB=0.90
* Weff = Wdrawn - Delta_W
* The suggested Delta _W is -9.2280E-07
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APPENDIX B. CHIP DESIGN LAYOUTS
Figure B.l. Chip One layout.
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Figure B.4. Device 1N21.
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Figure B.5. Device 1N31.
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Figure B.6. Device 1P11.
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Figure B.7. Device 1P21.
51

Figure B.8. Device 1P31.
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Figure B.9. Chip One Structure Two.
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Figure B.10. Device 1N12.
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Figure B.ll. Device 1N22.
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Figure B.12. Device 1N32.
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Figure B.13. Device 1P12.
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Figure B.14. Device 1P22.
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Figure B.15. Device 1P32.
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Figure B.17. Device IN13.
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Figure B.18. Device 1N23.
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Figure B.19. Device 1N33.
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Figure B.20. Device 1P13.
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Figure B.21. Device 1P23.
65

Figure B.22. Device 1P33.
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Figure B.23. Chip Two.
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Figure B.24. Chip Two Structure One.
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Figure B.25. Device 2N11.
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Figure B.26. Device 2N21.
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Figure B.27. Device 2N31.
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Figure B.28. Device 2P11.
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Figure B.29. Device 2P21.
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Figure B.31. Chip Two Structure Two.
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Figure B.32. Device 2N12.
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Figure B.33. Device 2N22.
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Figure B.34. Device 2N32.
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Figure B.35. Device 2P12.
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Figure B.36. Device 2P22.
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Figure B.38. Chip Two Structure Three.
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Figure B.39. Device 2N13.
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Figure B.40. Device 2N23.
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Figure B.41. Device 2N33.
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Figure B.42. Device 2P13.
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Figure B.43. Device 2P23.
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Figure B.44. Device 2P33.
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APPENDIX C. TESTING RESULTS
This Appendix contains the plots and tables display the results obtained from the testing
of chip one.




Pre-rad 88.7x10-* 0.7605 3.25 pA
lOkrad(Si) 87.9x10-* 0.6723 18.05 pA
20 krad (Si) 75.2x10"* 0.6674 52.83 nA




80 krad (Si) 27.7x1
0"*
1.0654 5.098 nA
160 krad (Si) 27.7x10"" -0.7635 30.2 uA
Table C.l. Data Summary for Device 1N21
.




Pre-rad 165x10-* 0.7199 2.850 pA
10 krad (Si) 164X10"6 0.6314 13.60pA
20 krad (Si) 161x10* 0.5387 47.68 nA
40 krad (Si) 159x10"* 0.3277 1.732 uA
Post delay 157x10* 0.4311 5.058 nA
80 krad (Si) 151X10"6 0.2746 10.73 nA
160 krad (Si) 133x10"* NA 71.7 mA
Table C.2. Data Summary for Device 1N31.





6 0.7985 13.50 pA
10 krad (Si) 64.6x10"* 0.7055 18.15 pA
20 krad (Si) 61.1x10"* 0.6190 22.08 nA
40 krad (Si) 60.1x10"* 0.4026 1.974 nA
Post delay 58.8x10"* 0.5157 6.882 nA
80 krad(Si) 55.7x10"* 0.3618 2.269 nA
160 krad (Si) 51.3x10"* NA 77.53 mA
Table C.3. Data Summary for Device 1N22.
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Pre-rad 125x10-* 0.7592 10.50 pA
10 krad (Si) 112X10
-6
0.7400 14.55 pA
20 krad (Si) 105x10-* 0.6678 47.6 pA
40 krad (Si) 161x10-* 0.4864 912.3 pA
Post delay 26.3x10"* 0.5366 303.3 pA
80 krad (Si) 96.2x10"* 0.3893 4.390 nA
160 krad (Si) 91.8x10"* -0.2773 24.48 nA
Table C.4. Data Summary for Device 1N32.




Pre-rad 75.6x10"* 0.7694 3.45 pA
10 krad (Si) 63.0x10"* -0.8988 261.6 nA
20 krad (Si) 60.3x10"* -0.8916 244.4 |±A
40 krad (Si) 59.8x10"* -1.0019 285.3 pA
Post delay 56.7x10"* -0.6155 109.1 nA
80 krad (Si) 55.9x10"* -0.5097 78.83 \iA
160 krad (Si) 55.5x10"* -1.0377 269.9 pA
Table C.5. Data Summary for Device 1N23.
1N33 Gm VT (V)
(Ids = 1 HA)
Ids (Vg = 0,
VDS = 5V)
Pre-rad 151x10"* 0.7099 8.300 pA
10 krad (Si) 129x10"* 0.6745 18.05 pA
20 krad (Si) 129x10-* 0.5741 6.759 nA
40 krad (Si) 126x10"* 0.3615 1.164 pA
Post delay 124x10-* 0.4522 3.849 nA
80 krad (Si) 120x10"* 0.2882 12.76 nA
160 krad (Si) 118x10"* -0.3585 58.27 pA
Table C.6. Data Summary for Device 1N33.
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1P21 GM VT (V)






10 krad (Si) 36.6X10-
6
-1.0646 -3.85 pA
20 krad (Si) 35.4x10^ -1.1729 -4.600 pA




80 krad (Si) 33.0X10"6 -1.4626 -4.150 pA
160 krad (Si) Burned Out
Table C.7. Data Summary for Device 1P21.




Pre-rad 72.7x10-* -0.9153 -8.800 pA
10 krad (Si) 68.9x10^ -1.0256 -8.55 pA
20 krad (Si) 67.0x10-* -1.1316 -8.750 pA




80 krad (Si) 62.9x1
0'6
-1.4106 -8.100 pA
160 krad (Si) 48.1xl0'6 -2.4843 -8.650 pA
Table C.8. Data Summary for Device 1P31.







10 krad (Si) 24.7x10^ -1.1309 -22.1 pA
20 krad (Si) 24-lxlO-6 -1.2481 -15.85 pA
40 krad (Si) 22.8X10-6 -1.4772 -15.3 pA
Post delay 22.0x10^ -1.5099 -13.6 pA
80 krad (Si) 22.0x1
-6
-1.5820 -14.50 pA
160 krad (Si) Burned Out
Table C.9. Data Summary for Device 1P22.
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1P32 GM VT (V)
(Ids = 1 uA)
Ids (Vg = 0,
VDS = 5V)
Pre-rad 53.5x10"* -0.9614 -10.25 pA
10 krad (Si) 50.8xl0"
6
-1.0688 -14.65 pA
20 krad (Si) 49.0x1
-6
-1.1807 -10.55 pA








160 krad (Si) 27.8X10
-6
-2.5770 -12.00 pA
Table CIO. Data Summary for Device 1P32.
1P23 GM VT (V)
(Ids = 1 HA)
Ids(Vg = 0,
Vds = 5V)
Pre-rad 32.6x10"* -0.9622 -4.850 pA
10 krad (Si) 1.23xl0
6
-3.7485 -5.2 pA
20 krad (Si) 1.33x10"* -3.8910 -5.05 pA
40 krad (Si) no maximum -4.1545 -4.750 pA
Post delay ~885xl0"9 -4.1145 -4.750 pA
80 krad (Si) 33.0x10"* -1.4626 -4.150 pA
160 krad (Si) ~941xl0"
9
-4.8250 -5.850 pA
Table C.l 1. Data Summary for Device 1P23.




Pre-rad 66.6x1 tf* -0.9152 -3.950 pA
10 krad (Si) 50.6x1
-6
-2.7475 -5.15 pA
20 krad (Si) l.lxlO
-6
-2.8410 -4.200 pA
40 krad (Si) 48.8X10
-6
-3.0575 -4.050 pA
Post delay ~930xl 0"9 -2.9885 -4.650 pA
80 krad (Si) 45.9x10* -2.9250 -4.150 pA
160 krad (Si) -44.7x10"* -3.6600 -6.900 pA
Table C.12. Data Summary for Device 1P33.
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Subthreshold Leakage Current vs. Radiation Dose
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Structure 2 n-type log(ld) (Vg = 0, Vds = 5) vs. Radiation Dose
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Figure C.6. Size Comparison for Structure 3 PFETs.
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Threshold Voltage vs. Radiation Dose
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Figure C.7. Size Comparison for Structure 1 NFETs.
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Figure C.9. Size Comparison for Structure 3 NFETs.











Figure CIO. Size Comparison for Structure 1 PFETs.
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Structure 2 p-type Vt (Id = -6uA) vs. Radiation Dose
6 8 10 12
Total Radiation Dose (rad(Si))
Figure C.l 1. Size Comparison for Structure 2 PFETs.
Structure 3 p-type Vt (Id = -6uA) vs. Radiation Dose
6 8 10





Figure C.12. Size Comparison for Structure 3 PFETs.
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Subthreshold Leakage Current vs. Radiation Dose
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Figure C.13. Structure Comparison for 2x20 NFETs.
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Threshold Voltage vs. Radiation Dose
2x20 n-type Vt (Id = 1uA) vs. Radiation Dose
-1.5
2 4 6 8 10 12 14
Total Radiation Dose (rad(Si))
Figure C.17. Structure Comparison for 2x20 NFETs.
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2x20 p-type Vt (Id - 1uA) vs. Radiation Dose
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Figure C.19. Structure Comparison for 2x20 PFETs.










Figure C.20. Structure Comparison for 2x40 PFETs.
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x10 1N21 Id (for Vg = 0, Vds = 5V) vs. Radiation Dose
20 40 60 80 100 120
Total Radiation Dose (krad (Si))
Figure C.28. V^ = 5V Subthreshold Leakage Current
140 160
1N21 log(ld) (for Vg = 0, Vds = 5V) vs. Radiation Dose
T
60 80 100
Total Radiation Dose (krad (Si))
Figure C29. V* = 5V Subthreshold Leakage Current.
160
110
x10 1N21 Id (for Vg = 0, Vds = 0.1V) vs. Radiation Dose
40 60 80 100 120
Total Radiation Dose (krad (Si))
Figure C.30. V^ = 0V Subthreshold Leakage Current.
160
1N21 log(ld) vs. Radiation Dose
-5
x: Vds = 0.1V
o: Vds = 5V
-13
20 40 14060 80 100 120
Total Radiation Dose (krad (Si))
Figure C.3 1 . V^ Subthreshold Leakage Current Comparison.
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1N21 Id vs. Vg2 at 10 krad(Si)
-3 -2.5 -2 -1.5
Gate Two Bias (V)
Figure C.32.
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x104 1 N21 Id vs. Vg2 at 20 krad(Si)
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x104 1 N21 Id vs. Vg2 at 40 krad(Si)
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1N21 log(Id) vs. Vg2 at 80 krad(Si)
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1N21 Vt (Id = 1uA, Vds = 0.1V) vs. Radiation Dose
6 8 10













Gate Two Bias (V)
Figure C.37.
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1 N21 Vt (Id = 1 uA) vs. Gate Two Bias at 20 krad(Si)
-0.9 -0.5 -0.4 -0.3
Gate Two Bias (V)
Figure C.38.
1N21 Vt (Id = 1uA) vs. Gate Two Bias at 80 krad(Si)
-0.2 0.2




1 N21 Vt (Id = 1 uA) vs. Gate Two Bias at 160 krad(Si)
-0.5 -0.4 -0.3
Gate Two Bias (V)
Figure C.40.
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Total Radiation Dose (krad (Si))
Figure C.49.
1N31 log(ld) (for Vg = 0, Vds = 5V) vs. Radiation Dose
40 60 80 100 120





x10 1N31 Id (for Vg = 0, Vds = 0.1V) vs. Radiation Dose
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Total Radiation Dose (krad (Si))
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Figure C.51
1N31 log(ld) vs. Radiation Dose
x: Vds =
o: Vds = 5V
40 60 80 100 120









Gate Two Bias (V)
Figure C.53.
1 N31 Id vs. Gate Two Bias at 20 krad(Si)
Figure C.54.
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1 N31 Id vs. Gate Two Bias at 40 krad(Si)
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Figure C.55.
1N31 log(ld) vs. Vg2 at 80 krad(Si)
-10 -5
Gate Two Bias (V)
Figure C.56.
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1N31 Vt (Id = 1uA. Vds = 0.1V) vs. Radiation Dose
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4 1 N31 Id vs. Gate Two Bias at 20 krad(Si)
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1N31 Vt (Id = 1uA) vs. Gate Two Bias at 80 krad(Si)
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1 N22 Id (for Vg = 0, Vds = 5V) vs. Radiation Dose
0.08
60 80 100
Total Radiation Dose (krad (Si))
Figure C.67.
1N22 log(ld) (for Vg = 0, Vds = 5V) vs. Radiation Dose
60 80 100





-« 1 N22 Id (for Vg = 0, Vds = 0.1 V) vs. Radiation Dose
4| r
40 60 80 100 120





1N22 log(ld) vs. Radiation Dose
x: Vds = 0.1V
o: Vds = 5V
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x10° 1N22 Id vs. Gate Two Bias at 10 krad(Si)
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1N22 log(ld) vs. Gate Two Bias at 10 krad(Si)
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x10 1 N22 Id vs. Gate Two Bias at 20 krad(Si)
x10°
Figure C.73.
1N22 id vs. Gate Two Bias at 40 krad(Si)
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1 N22 log(ld) vs. Vg2 at 80 krad(Si)
Gate Two Bias (V)
Figure C.75.
1 N22 Vt (Id = 1 uA, Vds = 0.1V) vs. Radiation Dose
3 4 5









Gate Two Bias (V)
Figure C.77.
1 N22 Vt (Id = 1 uA) vs. Gate Two Bias at 20 krad(Si)
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Gate Two Bias (V)
Figure C.78.
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Gate Two Bias (V)
Figure C.79.
0.37
1 N22 Vt (Id = 1 uA) vs. Gate Two Bias at 80 krad(Si)
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X10"5 1N32 Id (for Vg = 0, Vds = 5V) vs. Radiation Dose
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Figure C.88.
1 N32 log(ld) (for Vg = 0, Vds = 5V) vs. Radiation Dose
40 60 80 100 120




X10 1N32 Id (for Vg = 0, Vds = 0.1 V) vs. Radiation Dose
20 40 60 80 100 120
Total Radiation Dose (krad (Si))
Figure C.90.
1N32 log(ld) vs. Radiation Dose
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Gate Two Bias (V)
Figure C.92.
1 N32 Id vs. Gate Two Bias at 20 krad(Si)
-5 -4
Gate Two Bias (V)
Figure C.93.
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1N32 Vt (Id = 1uA, Vds = 0.1 V) vs. Radiation Dose
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Figure C.94.
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Figure C.95.
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1 N32 Vt (Id = 1 uA) vs. Gate Two Bias at 40 krad(Si)
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Gate Two Bias (V)
Figure C.96.
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1N32 Vt (Id = 1uA) vs. Gate Two Bias at 80 krad(Si)
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1N32 Vt (Id = 1uA) vs. Gate Two Bias at 160 krad(Si)
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Figure C.98.
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1 N23 Id (for Vg = 0, Vds = 5V) vs. Radiation Dose
i i 1 i
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-6 1 N23 Id (for Vg = 0, Vds = 0.1 V) vs. Radiation Dose
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1 N23 log(ld) vs. Radiation Dose
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Total Radiation Dose (krad (Si))
160
Figure C.108.
1 N23 log(ld) (for Vg = 0) vs. Radiation Dose
20 40 60 80 100 120




1N23 Vt (Id = 1uA, Vds = 0.1V) vs. Radiation Dose
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-s 1 N33 Id (for Vg = 0, Vds = 5V) vs. Radiation Dose
61 p
60 80 100 120
Total Radiation Dose (krad (Si))
Figured 18.
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1 N33 log(ld) (for Vg = 0, Vds = 5V) vs. Radiation Dose
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x10~ 1 N33 Id (for Vg = 0, Vds = 0.1 V) vs. Radiation Dose
-¥-
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Total Radiation Dose (krad (Si))
Figured 20.
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1N33 log(ld) vs. Radiation Dose
x: Vds =
o: Vds = 5V
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1N33 Vt (Id = 1uA, Vds = 0.1V) vs. Radiation Dose
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12 1P21 Id (Vg = 0, Vds = -5V) vs. Radiation Dose
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1 P21 Vt (Id = 1uA, Vds = -0.1V) vs. Radiation Dose
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1 P21 Vt vs. Gate Two Bias at 40 krad(Si)
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x10" 1 P31 Id (Vg = 0, Vds = -5V) vs. Radiation Dose
6 8 10





1 P31 Vt (Id = 1 uA, Vds = -0.1V) vs. Radiation Dose
6 8 10





1 P31 Vt vs. Gate Two Bias at 1 krad(Si)
-1.0242
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Gate Two Bias (V)
Figure C. 140.
1 P31 Vt vs. Gate Two Bias at 20 krad(Si)
-10 -8 -6
Gate Two Bias (V)
Figure C. 141.
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1 P31 Vt vs. Gate Two Bias at 160 krad(Si)
-6 -4
Gate Two Bias (V)
Figured 42.
20
1 P31 Vg2 (for Vt = Vto) vs. Radiation Dose
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x10" 1 P22 Id (Vg = 0, Vds = -5V) vs. Radiation Dose
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1P22 Id vs. Gate Two Bias at 10 krad(Si)
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1 P22 Id vs. Vg2 at 80 krad(Si)
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1 P22 Vt (Id = 1uA, Vds = -0.1V) vs. Radiation Dose
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1 P22 Vt vs. Gate Two Bias at 10 krad(Si)
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1 P22 Vt vs. Gate Two Bias at 20 krad(Si)
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1 P22 Vt vs. Gate Two Bias at 40 krad(Si)
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1 P32 Id (Vg = 0, Vds = -5V) vs. Radiation Dose
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1P32 Id vs. Vg2 at 80 krad(Si)
t 1 1 1 1 r
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Gate Two Bias (V)
Figure C. 166.
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1 P32 Vt vs. Gate Two Bias at 10 krad(Si)

















-1.068© ( i i i i i i i i
-10 -7 -6 -5






1 P32 Vt vs. Gate Two Bias at 20 krad(Si)
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Gate Two Bias (V)
Figure C. 169.
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1 P32 Vt vs. Gate Two Bias at 40 krad(Si)
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1 P32 Vt vs. Gate Two Bias at 80 krad(Si)
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Gate Two Bias (V)
Figure C.171.
-0.8
1 P32 Vt vs. Gate Two Bias at 160 krad(Si)
-5 -4
Gate Two Bias (V)
Figure C.172.
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x10 1P23 Id (Vg = 0, Vds = -5V) vs. Radiation Dose
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1 P23 Vt (Id = 1 uA, Vds = -0.1 V) vs. Radiation Dose
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1P33 Vt (Id = 1uA, Vds = -0.1V) vs. Radiation Dose
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